You are given the following cache:

Memory addresses are $12$ bits wide, and the cache is two$-$way set$-$associative $(E=2)$ with $4-$byte block size and

four sets $(S=4).$

Question $1$

$$ SUBMITTED

TIO

What are the bit$-$widths for the address breakdown fields? Don't include units in your responses, just give

numbers.