You can use the & operator to concatenate std_logic and std_logic_vector. For example, the following assignment makes a 7- bit result, where the top two bits are '1', the bottom bit is 0, and the remaining 4 are from the vector value. y