Draw UML state diagrams for a bus mastership transaction in which one side shows the CPU as

Question:

Draw UML state diagrams for a bus mastership transaction in which one side shows the CPU as the default bus master and the other shows the device that can request bus mastership.

Step by Step Answer:

Question Posted: