Are the following statements true or false?

1. The Intel Core i7 uses a multiple-issue pipeline to directly execute x86 instructions.

2. Both the A53 and the Core i7 use dynamic multiple issue.

3. The Core i7 microarchitecture has many more registers than x86 requires.

4. The Intel Core i7 uses less than half the pipeline stages of the earlier Intel Pentium 4 Prescott ( see figure 4.73).

Figure 4.73

Transcribed Image Text:

Microprocessor Intel 486 Intel Pentium Intel Pentium Pro Intel Pentium 4 Willamette Intel Pentium 4 Prescott Intel Core Intel Core i7 Nehalem Intel Core Westmere Intel Core i7 Ivy Bridge Intel Core Broadwell Intel Core 19 Skylake Intel Ice Lake Year Clock Rate 25 MHz 66 MHz 200 MHz 2000 MHz 3600 MHz 3000 MHz 3600 MHz 3730 MHz 3400 MHz 3700 MHz 3100 MHz 4200 MHz 1989 1993 1997 2001 2004 2006 2008 2010 2012 2014 2016 2018 Pipeline Issue Stages Width 5 5 10 22 31 14 14 14 14 14 14 14 1 2 3 3 3 4 4 4 4 4 4 4 Out-of-Order/ Speculation No No Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Cores/ Chip 1 1 1 1 1 2 2-4 6 6 10 14 16 Power 5W 10W 29W 75W 103W 75W 87W 130W 130W 140W 165W 185W