Design a PI controller for the system of Figure 11.2 that will yield zero steady-state error for

Question:

Design a PI controller for the system of Figure 11.2 that will yield zero steady-state error for a ramp input and a 9.48% overshoot for a step input.

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question
Question Posted: