Question: In VHDL, why is it necessary to write q < = '1' when state = S0 else '0' ; rather than simply q < =

In VHDL, why is it necessary to write 

q < = '1' when state = S0 else '0' ;

rather than simply 

q < = (state =S0);

Step by Step Solution

3.40 Rating (156 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

It is necessary to write rather than ... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Digital Design Computer Questions!