Question: In VHDL, why is it necessary to write q < = '1' when state = S0 else '0' ; rather than simply q < =
In VHDL, why is it necessary to write
q < = '1' when state = S0 else '0' ;
rather than simply
q < = (state =S0);
Step by Step Solution
3.40 Rating (156 Votes )
There are 3 Steps involved in it
It is necessary to write rather than ... View full answer
Get step-by-step solutions from verified subject matter experts
