Redesign the circuit from Exercise 2.35 to be as fast as possible. Use only the gates from Table 2.8. Sketch the new circuit and indicate the critical path. What are its propagation delay and contamination delay?

Transcribed Image Text:

Table 2.8 Gate delays for Exercises 2.43–2.47 (sd) Pd, 15 Gate ted (ps) NOT 10 15 2-input NAND 20 3-input NAND 30 25 2-input NOR 30 25 3-input NOR 45 35 2-input AND 30 25 3-input AND 40 30 2-input OR 40 30 3-input OR 55 45 2-input XOR 60 40