What does the following SystemVerilog statement do? result = | (data[15:0] & 16'hC820);

Question:

What does the following SystemVerilog statement do? 

result = | (data[15:0] & 16'hC820);

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question
Question Posted: