Use Table 8-6 to calculate the DC noise margins for a typical 74LS IC. How does this compare with the standard TTL noise margins?

Table 8-6

Transcribed Image Text:

Performance ratings Propagation delay (ns) Power dissipation (mW) Max. clock rate (MHz) Fan-out (same series) Voltage parameters VOH(min) (V) VOL(max) (V) VIH(min) (V) VIL(max) (V) 74 9 10 35 10 2.4 0.4 2.0 0.8 74S 3 20 125 20 2.7 0.5 2.0 0.8 74LS 9.5 2 45 20 2.7 0.5 2.0 0.8 74AS 1.7 8 200 40 2.5 0.5 2.0 0.8 74ALS 74F 4 1.2 70 20 2.5 0.5 2.0 0.8 3 రాలు 6 100 33 2.5 0.5 2.0 0.8