Write a Verilog description for a \(J K\) negative-edge-triggered flip-flop with clock \(C L K\). Compile and simulate your description. Apply a sequence that causes all eight combinations of inputs \(J\) and \(K\) and stored value \(Q\) to be applied in some clock cycle.