Answered step by step
Verified Expert Solution
Link Copied!

Question

1 Approved Answer

1. 2. 3. Use the Booth algorithm to multiply -5 by +7. Draw the schematic of hardware and show the contents of each section after

image text in transcribed

1. 2. 3. Use the Booth algorithm to multiply -5 by +7. Draw the schematic of hardware and show the contents of each section after each cycle/step. A computer system contains a main memory of 32KB. It also has a 1KB cache divided into two-lines/set with 8Bytes per line. Assume that the cache is initially empty. The processor fetches words from locations 1024, 1025, 1026.......1072. and then 2048, 2049, 2050, .... 2096 in that order. It then repeats this fetch sequence two more times. Calculate the Hit ratio and show the state of cache at the end. Assume an LRU is used as replacement algorithm. Estimate the improvement resulting from the use of the cache, if the cache is 20 times faster than RAM. Just comment on relative Hit ratios and Execution times if Fully Associative and Direct Mapping are used here. Consider the following assembly code: Instruction Description LD R1, 45(R2) Read data from memory and store in R1. Memory address is calculated by adding 45 to the content of R2 ADD R7, R1, R5 Add contents of R1 and R5 and store to R7 XOR R2, R7, R7 Logical Ex-OR between contents of R7 with R7 and store result in R2 BEZ R2, Target Jump to Target if R7 is Zero LD R3, 50(R4) Read data from memory and store in R3. Memory address is calculated by adding 50 to the content of R4 LD R5, 45(R6) Read data from memory and store in R5. Memory address is calculated by adding 45 to the content of R6 ADD R10, R5, R3 Add contents of R5 to R3 and store in R2 Target: AND R2, R3, R5 Logical AND between contents of R3 & R5. Store result to R2 ADD R10, R8, R2 Add contents of R2 and R8 and store to R10 END Use five-stage pipeline containing Fetch, Decode, Memory read, Execute, Write-back units, show the execution of above instructions. Data dependencies and control hazards, if detected must be resolved by delaying the pipeline as required. Assume that a multi-port RAM is used with the CPU running at 1GHz and each section requires 3 clock cycles. Calculate the execution time

Step by Step Solution

There are 3 Steps involved in it

Step: 1

blur-text-image

Get Instant Access to Expert-Tailored Solutions

See step-by-step solutions with expert insights and AI powered tools for academic success

Step: 2

blur-text-image

Step: 3

blur-text-image

Ace Your Homework with AI

Get the answers you need in no time with our AI-driven, step-by-step assistance

Get Started

Recommended Textbook for

SQL Server T-SQL Recipes

Authors: David Dye, Jason Brimhall

4th Edition

1484200616, 9781484200612

More Books

Students also viewed these Databases questions