1. (3 points) Create your own 2-input Verilog gates called my-or, my-and and my-not from the build-in 2-input nand gates. Check the functionality of these gates using Quartus II simulator. Please include your Verilog code and comments. Please include the waveforms of inputs and output of your designed gates from functional simulation using Quartus II simulator