1. Consider a 4-way set associative cache of size 8 (blocks). The cache has two sets (set0 and set1). It uses LRU for block replacement on cache misses. Initially, the cache is empty. Show the contents and miss/hit of the cache at each step of the following sequence of memory accesses block00 block04 block02 block08 block04 block12 block04 block08