1. Registers x and y are declared as reg (2:0) x,y;. x and y have initial values of 1 and 2 respectively. Find the value of x and y after each of the following Verilog codes have been executed. (a) y - x .& y; x = y & X; (b) x