1. Write a Verilog description of a circuit specified by the following Boolean functions: y = (ab)(c + d) a) 5 points] Use gate-level description to describe the above equations without modification. Use a NAND gate for the output z. Assign a delay of Ins to a NOT gate, a delay of 2ns to AND, NAND, OR, and a delay of 3ns to XOR