1. Write a Verilog module for a 4-bit counter with synchronous reset. Outline code is given below module counter_4bit (input clk, reset, output reg [3:0] count) always @ (posedge clk) endmodule; 2. Modify your counter design to include an enable. 3. Now, if you hadn't done so already, implement a counter as a state machine.