16. For a 4-bit Pulse Width Modulator circuit, for how many clock cycles the output should be high to generate a 75% duty cycle. a. 9 clock cycles b. 10 clock cycles 2 clock cycles d. 12 clock cycles. c