17.6 Pipelined DRAM operation In the description of DRAMs, we noted that a DRAM chip needs half as many address pins as an SRAM of the same size because the row and column addresses do not have to be provided simultaneously. Why does the pipelined operation depicted in Figure 17.10 change this