2. (a) write a Verilog description of the circuit shown below A' D' module Circuit (F, A, A_bar, B, B_bar, C, D_bar); Endmodule (b) Write a Verilog description of the circuit specified by the following Boolean function: Z = (A + B')C'(C + D)