2. Design a four-input priority encoder with input D0 having the highest priority and input D3 the lowest priority and write the corresponding Verilog HDL code using data flow modelling