2. Draw the schematic of a typical FET. A positive gate voltage VG moves the energy levels down while the electrochemical potential is fixed by the source and drain contacts, which are assumed to be in equilibrium with each other (VD = 0). Draw the energy level diagram.