2. Write the Boolean function according to the following Verilog source code. Implement it by minimum number of gates. Please sketch the schematic of your circuit. module problem_A_2_2(input a, b, c, output y, z); assign y = a & b &c]a&b & ~c|a & ~b & c; assign z=a&~b|~a & b; endmodule