27. Write a VHDL design for a D Flip-Flop with asynchronous reset. The DFF should include an activehigh RESET input and a QN output. Implement a 32-bit register using the D Flip-Flop. The register should include an active-high EN input. Implement a 3232 RAM using the register. Write a testbench for each module