3. Assume we have a machine with an ideal CPI (Clocks Per Instruction) figure of 1.7 when all memory accesses hit in its (unified) cache. The only data accesses are loads and stores, and these total 30% of all instructions executed. If the miss penalty is 50 clock cycles and the miss rate is 1%, how much faster is the ideal machine than its real counterpart?