3) Consider the following pipeline processor with four stages. All successor stages after the first stage must be used in successive clock periods. Assume an evaluation time of six periods. Construct a reservation table for this pipe using six columns. b) draw the collision state diagram showing all cycles. c) What is the speedup and the efficiency of this pipe? S 1 Input Output