3. Rewrite a VHDL code to get the combinational circuit after synthesis process: process (SEL, A, B) begin case SEL is when "00" => Y Y null; end case; end process