(35 pts) Fill in the blanks. (Especially you should be careful about 'up' variable) module updown_counter_design( input clk,reset,up,output[3:0] counter ); reg [3:0] counter_updown; always @(posedge clk or posedge reset) begin if(reset) counter_updown