4. (15 Points) Assume we have a computerwhere the CPl-1 when all memory accesses hit in cache. Only load and store access cache miss rate is 2% and the miss penalty is 25 cycles, instructions were cache hits? the data cache, and these total 20% of instructions, if the how faster would the computer be if all