4.22 Consider the fragment of RISC-V assembly below: Sd x29, 12(x16) Ld x29, 8(x16) Sub x17, x15, x14 Beqz x17, label Add x15, x11, x14 Sub x15, x30, x14 Suppose we modify the pipeline so that it only has one memory (that handles both instructions and data). In this case, there will be a structural hazard every time a program needs to fetch an instruction during the same cycle in which another instruction accesses data. Draw a pipeline diagram to show were the code above will stall. In general, is it possible to reduce the number of stalls/NOPs resulting from this structural hazard by reordering code? Must this structural hazard be handled in hardware? We have seen that data hazards can be eliminated by adding NOPs to the code. Can you do the same with this structural hazard? If so, explain how. If not, explain why not. Approximately how many stalls would you expect this structural hazard to generate in a typical program? (Use the instruction mix from Exercise 4.8.