6- Using partitioning minimization, simplify the following state diagram. Draw the logic circuit and write the Verilog code for the simplified FSM (20 points) DESI UI LUCK 6- Using partitioning minimization, simplify the following state diagram. Draw the logic circuit and write the Verilog code for the simplified FSM (20 points) DESI UI LUCK