A MIPS multi$-$cycle processor is shown below.

This multi$-$cycle machine requires the following clock cycles for different instructions:

Instructions Number of clock cycles

Beq, j $3$ cycles

R$-$type, I$-$type, sw $4$ cycles

lw $5$ cycles

Now the above multi$-$cycle machine is modified by the designer in the following way: