Answered step by step
Verified Expert Solution
Link Copied!

Question

1 Approved Answer

A processor has a cache, with 12-word blocks. The processor miss rates are as follows: Instruction miss rate of 4% Data miss rate of 6%

A processor has a cache, with 12-word blocks. The processor miss rates are as follows: Instruction miss rate of 4% Data miss rate of 6%

70% of the instructions contain a data reference, which could cause a data miss. If the cache miss penalty is (8+ block size) cycles, what is the total number of miss cycles per instruction for this machine (to TWO decimal places)?

Step by Step Solution

There are 3 Steps involved in it

Step: 1

blur-text-image

Get Instant Access to Expert-Tailored Solutions

See step-by-step solutions with expert insights and AI powered tools for academic success

Step: 2

blur-text-image

Step: 3

blur-text-image

Ace Your Homework with AI

Get the answers you need in no time with our AI-driven, step-by-step assistance

Get Started

Recommended Textbook for

Sql++ For Sql Users A Tutorial

Authors: Don Chamberlin

1st Edition

0692184503, 978-0692184509

Students also viewed these Databases questions