A single$-$cycle processor takes $100$ns per instruction. It is perfectly pipelined into $10$ stages with pipeline register that take $2$ns$.$ What change in instruction latency can you expect compared to the single$-$cycle processor?

A$.10\%$ speedup

B$.20\%$ speedup

C$.$ Same latency as single$-$cycle processor

D$.20\%$ slowdown