a$)$ Write a Verilog module that will assert its output if a $4-$bit input binary word is

even.

b$)$ Show the waveform for two input patterns $"1100"$ and $"0101".$