A5 Figure A5 shows a cascade of multiplexers. When S is logic-o, the output Y is driven by the upper input (O), and when S is logic-1 the output is driven by the lower input (1). Write down an equivalent Verilog continuous assignment for Fig. A5. R 0 mux 0 Y M 1 mux K S2 1 S1 Figure A5