Draw a logic diagram for the Verilog code. module Seq_Ckt (CLK, PR, sel, Q); input CLK, PR, sel; output reg [2:0] Q; reg [2:0] y; assign Q = y; always @ (posedge PR, posedge CLK) begin if (PR= 1) then y