ADDRESS DATA RD WAIT Synchronous Buses (1) Read cycle with 1 weit state- Ta Memory address to be read Time- [0] Tos Data T Tem give the definitions of TAD and TML. 3 B) There are two units that generate the signals shown, the CPU and the memory. Fill the table below to show which unit generates each signal. Signal Name ADDRESS DATA MREQ RD WAIT Name of the initiating unit