An asynchronous transmission scheme uses 8 data bits, an even parity bit, and a stop element of length 2 bits.What percentage of clock inaccuracy can be tolerated at the receiver with respect to the framing error? Assume that the bit samples are taken at the middle of the clock period. Also assume that at the beginning of the start bit the clock and incoming bits are in phase.