An unpipelined processor can be piplined by breaking it down into five parallel stages:

instruciton fetch $($IF$).$ instruction decode $($ID$),$ execute $($EX$),$ memory access $($MEM$),$ and writeback $($WB$).$ These stages will require. respectively. $170$ ps$.220$ ps$.200$ ps$.205$ ps$.$ and $195$ ps$.$