Answered step by step
Verified Expert Solution
Question
1 Approved Answer
Answer c. The answer should there is a timing, but you need to tell me how, and why. thanks Consider 512Kx8bits dynamic RAM chips where
Answer c. The answer should there is a timing, but you need to tell me how, and why. thanks
Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line (a) (10) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the number of memory chips used, how your design is capable of reading one word every memory read access time, and which bits in the address are used to select a word from your memory organization (b) (5) For this memory organization, can one write a block of consecutive words faster than one every memory cycle time? (c) (10) Suggest a timing such that words are read faster than one every access time (assume that data appears on the memory chips' data bus instantaneously at the time it becomes available) Consider 512Kx8bits dynamic RAM chips where the memory access time is 2/3 of the memory cycle time. These chips have an Address Bus, a bi-directional Data Bus, a Read/Write control line and a Chip Select line (a) (10) Draw the diagram of a memory organization that will contain 4 megabytes, will have a 32-bit bi-directional data bus and will yield one word (32-bits) every access time if words are read from consecutive memory locations (in bursts). Clearly show and explain the number of memory chips used, how your design is capable of reading one word every memory read access time, and which bits in the address are used to select a word from your memory organization (b) (5) For this memory organization, can one write a block of consecutive words faster than one every memory cycle time? (c) (10) Suggest a timing such that words are read faster than one every access time (assume that data appears on the memory chips' data bus instantaneously at the time it becomes available)Step by Step Solution
There are 3 Steps involved in it
Step: 1
Get Instant Access to Expert-Tailored Solutions
See step-by-step solutions with expert insights and AI powered tools for academic success
Step: 2
Step: 3
Ace Your Homework with AI
Get the answers you need in no time with our AI-driven, step-by-step assistance
Get Started