As a result of a) above, design and implement a minimal logic circuit for the automatic reversible 6 modulo counter. If the counter were to enter any of the unwanted states, it should be reset to count from 0 on the next clock pulse.