Assume that a MIPS assembly language program containing $10$ instructions is executed

on the single$-$cycle and pipelined implementations of the MIPS processor.

Determine the speedup of the pipelined implementation over the single$-$cycle implementation.

Use the clock cycle times determined in the previous problems.

Speedup $=\_\_\_\_\_\_\_\_\_\_$