Assume that logic blocks needed to implement a single cyde processor's datapath have the following latencies |-AEM add MUX ALU Regs D-Mem SigoExtend Shift-left-2 150 170 20 90 200 15 10 If the only thing we need to do in a processor is fetch consecutive Instructions (Figure 4.6), what would the deti NOT insert units