Answered step by step
Verified Expert Solution
Link Copied!

Question

1 Approved Answer

Assume the following: The memory is byte addressable. Memory accesses are to 1 - byte words ( not to 4 - byte words ) .

Assume the following:
The memory is byte addressable.
Memory accesses are to 1-byte words (not to 4-byte words).
Virtual addresses are 14 bits wide.
Physical addresses are 13 bits wide.
The page size is 256 bytes.
The TLB is 4-way associative tlb (E=4 with 1 sets (S=1) and a total of 4 entries .
The TLB and a portion of the page table contents are as shown below
Assume that memory address 0 xc06 has been referenced by a load instruction. Determine the virtual page number (VPN) and use that to compute the TLB index
and tag that would be used to check the TLB for the translation entry. Indicate if the entry is in the TLB (Y/N).
Indicate if the memory reference has a valid entry in the page table whether it hits in the TLB or not.
Use the information from the page table to translate the VPN to a physical page number (PPN) and then the valid physical address (PA).
For entries that can not be determined ( e.g. the PPN or PA if a translation doesn't exist), enter "-".
image text in transcribed

Step by Step Solution

There are 3 Steps involved in it

Step: 1

blur-text-image

Get Instant Access to Expert-Tailored Solutions

See step-by-step solutions with expert insights and AI powered tools for academic success

Step: 2

blur-text-image

Step: 3

blur-text-image

Ace Your Homework with AI

Get the answers you need in no time with our AI-driven, step-by-step assistance

Get Started

Recommended Textbook for

Harness The Power Of Big Data The IBM Big Data Platform

Authors: Paul Zikopoulos, David Corrigan James Giles Thomas Deutsch Krishnan Parasuraman Dirk DeRoos Paul Zikopoulos

1st Edition

0071808183, 9780071808187

More Books

Students also viewed these Databases questions

Question

=+3 In what ways can an MNE improve or change its approach to IHRM?

Answered: 1 week ago