Assuminga base CPl of 2, a clock rate of 1Ghz, memory access instructions make 20% of all instructions, and a split instruction and data cache. lf the memory access time is 100 nsec, the instruction cache and the data cache access time is nsec. the instruction cache miss rate is 2%, and the data cache miss rate is 6%, what is the CPI?