b.Assuming the 5 stage pipelined processor has full forwarding, populate the following pipeline diagram using compact notation (Use S for stalls).

addi $s0, $t0, 4

lw $t0, 0 ($s0)

add $t0, $t0, $t1