c$.$ Brie$$y describe the purpose of the T$1$ and T$2$ states of the timing sequence of

memory ready bus cycle.