Choose a combinational circuit of your choice, that has at least 4 gates, 2 inputs, and 3 stages, to help you, you can fill in the template with the gates of your choice: Draw the circuit; Write the Verilog code for its implementation on FPGA; Draw the timing diagram for your cirucits for 32 clock pulses.