Clock Cycles per Instruction

Let a CPU with a perfect cache have the properties summarized in Table $1.$ However, in practice cache miss rates of a $5\%$ and $10\%$ are encountered on instruction and data accesses respectively. A miss penalty of $40$ cycles appears in both cases. You may assume that the overall CPI ideal