Computer Organization Questions - Chapter 4 The Processor

9. Suppose we have a 5-stage MIPS pipeline with these latencies: IF 300 ps ID 250 ps EX 300 ps MEM 400 ps WB 350 ps a) What is the cycle time of this pipeline? What is the clock rate in GHz? Which stage would you choose? What would be the cycle time of the new pipeline